ra8-firmware 0.1.0
Bare-metal firmware for the Renesas RA8 family (RA8D2 / RA8P1)
Loading...
Searching...
No Matches
main.c
Go to the documentation of this file.
1
27
28#include <stdint.h>
29
30#include "ra8_agt.h"
31#include "ra8_agt_regs.h"
32#include "ra8_attributes.h"
33#include "ra8_board_ek_ra8d2.h"
34#include "ra8_boot_entry.h"
35#include "ra8_cgc.h"
36#include "ra8_err.h"
37#include "ra8_isr.h"
38#include "ra8_time.h"
39
41typedef enum : uint32_t {
42 k_agt_pulse_baud = 115200U,
45
47typedef enum : uint16_t {
50 k_agt_pulse_duty = 0x3FFFU,
52
59
61static const char s_agt_pulse_hex_chars[] = "0123456789ABCDEF";
62
64static const uint8_t s_agt_pulse_msg_head[] = "agt_pulse: tick=";
65static const uint8_t s_agt_pulse_msg_tail[] = "\r\n";
66
84{
85 while (1) {
86 __asm__ volatile("wfi");
87 }
88}
89
108{
109 uint32_t cpuclk0_hz = 0U;
110 if (ra8_cgc_init() != k_ra8_ok) {
112 }
115 }
116 if (ra8_time_init(cpuclk0_hz) != k_ra8_ok) {
118 }
121 }
124 }
125}
126
146[[nodiscard]] RA8_INTERNAL static ra8_err_t internal_arm(void)
147{
148 const ra8_agt_pulse_cfg_t cfg = {
149 .period = (uint16_t)k_agt_pulse_period,
150 .duty = (uint16_t)k_agt_pulse_duty,
153 .compare = k_ra8_agt_pulse_compare_a,
154 };
155 return ra8_agt_start_pulse_output((uint8_t)k_agt_pulse_channel, &cfg);
156}
157
177RA8_INTERNAL static void internal_format_tick(uint32_t tick, uint8_t* digits)
178{
179 for (uint32_t i = 0U; i < (uint32_t)k_agt_pulse_hex_digits; ++i) {
180 const uint32_t shift =
181 ((uint32_t)k_agt_pulse_hex_digits - 1U - i) * (uint32_t)k_agt_pulse_hex_shift;
182 const uint32_t nib = (tick >> shift) & (uint32_t)k_agt_pulse_hex_mask;
183 digits[i] = (uint8_t)s_agt_pulse_hex_chars[nib];
184 }
185}
186
207[[nodiscard]] RA8_INTERNAL static ra8_err_t internal_emit_tick(uint32_t tick)
208{
209 uint8_t digits[k_agt_pulse_hex_digits] = {};
210 internal_format_tick(tick, digits);
211 ra8_err_t err =
213 if (err != k_ra8_ok) {
214 return err;
215 }
216 err = ra8_board_uart_console_write(digits, (size_t)sizeof(digits));
217 if (err != k_ra8_ok) {
218 return err;
219 }
221 (size_t)(sizeof(s_agt_pulse_msg_tail) - 1U));
222}
223
224void main(void)
225{
228
229 if (internal_arm() != k_ra8_ok) {
231 }
232
233 uint32_t tick = 0U;
234 while (1) {
235 uint8_t status = 0U;
236 if (ra8_agt_get_status((uint8_t)k_agt_pulse_channel, &status) != k_ra8_ok) {
237 break;
238 }
239 if ((status & (uint8_t)k_ra8_agt_agtcr_tundf_msk) != 0U) {
241 break;
242 }
243 ++tick;
244 if (internal_emit_tick(tick) != k_ra8_ok) {
245 break;
246 }
247 /* Stop + re-arm to clear AGTCR.TUNDF on real silicon. */
248 if (ra8_agt_stop((uint8_t)k_agt_pulse_channel) != k_ra8_ok) {
249 break;
250 }
251 if (internal_arm() != k_ra8_ok) {
252 break;
253 }
254 }
256 }
258}
void main(void)
Secure fallback main entry point.
Definition main.c:37
static void internal_setup_or_halt(void)
Bring up clocks, MSTP, delay timing, and the board console.
Definition main.c:211
static void internal_panic_halt(void)
Park the core after an unrecoverable ADC demo failure.
Definition main.c:123
static ra8_err_t internal_arm(void)
Configure ADC_B in 12-bit software-trigger mode.
Definition main.c:179
static ra8_err_t internal_emit_tick(uint32_t tick)
Emit one cascade-tick banner over SCI8.
Definition main.c:210
static void internal_format_tick(uint32_t tick, uint8_t *digits)
Render the 32-bit tick counter into an 8-byte ASCII-hex buf.
Definition main.c:180
static const uint8_t s_agt_pulse_msg_tail[]
Definition main.c:65
static const char s_agt_pulse_hex_chars[]
Hex print map for the tick counter.
Definition main.c:61
static const uint8_t s_agt_pulse_msg_head[]
Tick-line prefix and CR/LF tail.
Definition main.c:64
agt_pulse_timer_t
AGT channel + pulse-output settings.
Definition main.c:47
@ k_agt_pulse_duty
50% via compare-match A.
Definition main.c:50
@ k_agt_pulse_period
~1 Hz at the fake default.
Definition main.c:49
@ k_agt_pulse_channel
AGT pulse channel.
Definition main.c:48
agt_pulse_fmt_t
Hex-digit width + mask for the per-tick banner formatter.
Definition main.c:54
@ k_agt_pulse_hex_shift
AGT pulse hex shift.
Definition main.c:56
@ k_agt_pulse_hex_digits
AGT pulse hex digits.
Definition main.c:55
@ k_agt_pulse_hex_mask
AGT pulse hex mask.
Definition main.c:57
agt_pulse_const_t
Demo tunables.
Definition main.c:41
@ k_agt_pulse_baud
AGT pulse baud.
Definition main.c:42
@ k_agt_pulse_poll_ms
AGT pulse poll ms.
Definition main.c:43
Asynchronous General-Purpose Timer (AGT) driver header.
@ k_ra8_agt_pulse_mode_continuous
Free-run, toggle every underflow.
Definition ra8_agt.h:118
@ k_ra8_agt_pulse_compare_a
AGTCMA + AGTOAn toggle armed.
Definition ra8_agt.h:153
ra8_err_t ra8_agt_get_status(uint8_t channel, uint8_t *out_mask)
Read the AGTCR status register.
Definition ra8_agt.c:289
@ k_ra8_agt_output_polarity_active_high
TEDGSEL = 1, start-low pin.
Definition ra8_agt.h:135
ra8_err_t ra8_agt_start_pulse_output(uint8_t channel, const ra8_agt_pulse_cfg_t *cfg)
Start an AGT channel in pulse-output / output-compare mode.
Definition ra8_agt.c:649
ra8_err_t ra8_agt_stop(uint8_t channel)
Stop an AGT channel.
Definition ra8_agt.c:177
Asynchronous General-Purpose Timer (AGT) register layout for RA8D2.
@ k_ra8_agt_agtcr_tundf_msk
Underflow flag.
Annotation-attribute framework macros for ra8-firmware.
#define RA8_INTERNAL
Marker that a function is intended to be static (file-local).
Board-support layer for the Renesas EK-RA8D2 v1 evaluation kit.
ra8_err_t ra8_board_led_toggle(ra8_board_led_id_t led)
Toggle led's output state.
ra8_err_t ra8_board_led_init(ra8_board_led_id_t led)
Configure led as a digital output, initial level low (off).
@ k_ra8_board_led1
LED1, BLUE, P600 (jumper E27).
ra8_err_t ra8_board_uart_console_write(const uint8_t *data, size_t len)
Polled blocking write to the J-Link OB VCOM console.
ra8_err_t ra8_board_uart_console_init(uint32_t baud)
Configure SCI8 + PD02/PD03 as the debug-console UART.
Boot entry points shared between a vector table and its startup code.
High-level Clock Generation Circuit driver.
ra8_err_t ra8_cgc_get_clock_hz(ra8_clock_id_t id, uint32_t *out_hz)
Query the current frequency of a clock-tree domain.
Definition ra8_cgc.c:132
@ k_ra8_clock_id_cpuclk0
Cortex-M85 CPUCLK0.
Definition ra8_cgc.h:70
ra8_err_t ra8_cgc_init(void)
Configure the clock tree to a safe default.
Definition ra8_cgc.c:727
Error Code Definitions for ra8-firmware.
@ k_ra8_ok
Success – operation completed with all postconditions satisfied.
Definition ra8_err.h:119
ra8_err_codes_t ra8_err_t
Canonical error-return type used by every ra8-firmware API.
Definition ra8_err.h:546
NVIC + ICU IELSR allocator.
void ra8_isr_globals_enable(void)
Globally enable maskable interrupts (PRIMASK = 0).
Definition ra8_isr.c:439
SysTick-based tick counter, delay and timestamp helpers.
ra8_err_t ra8_time_init(uint32_t cpu_hz)
Initialise SysTick for a 1 kHz tick interrupt.
Definition ra8_time.c:59
void ra8_delay_ms(uint32_t ms)
Busy-wait for at least ms milliseconds.
Definition ra8_time.c:129
Configuration for ra8_agt_start_pulse_output.
Definition ra8_agt.h:173