ra8-firmware 0.1.0
Bare-metal firmware for the Renesas RA8 family (RA8D2 / RA8P1)
Loading...
Searching...
No Matches
ra8_glcdc_gam_t Struct Reference

Per-channel gamma correction register block (HUM Ch 63 p 3789-3793). More...

#include <ra8_glcdc_regs.h>

Data Fields

volatile uint32_t LUT [8]
 Gain-pair registers LUT[0..7].
volatile uint32_t AREA [8]
 Threshold-pair registers AREA[0..7].

Detailed Description

Per-channel gamma correction register block (HUM Ch 63 p 3789-3793).

Maps the 64-byte register block for one colour channel inside the GLCDC GAM[0..2] area (HUM Ch 63 "GLCDC" p 3789). LUT[n] packs two 11-bit gain coefficients; AREA[n] packs two 10-bit area boundary values. Addressed via ra8_glcdc_gam_regs().

Invariant
sizeof(ra8_glcdc_gam_t) == 64 (checked by static_assert below).

Definition at line 216 of file ra8_glcdc_regs.h.

Field Documentation

◆ AREA

volatile uint32_t ra8_glcdc_gam_t::AREA[8]

Threshold-pair registers AREA[0..7].

Definition at line 218 of file ra8_glcdc_regs.h.

Referenced by internal_write_area().

◆ LUT

volatile uint32_t ra8_glcdc_gam_t::LUT[8]

Gain-pair registers LUT[0..7].

Definition at line 217 of file ra8_glcdc_regs.h.

Referenced by internal_write_lut().


The documentation for this struct was generated from the following file: