55typedef enum : uintptr_t {
59typedef enum : uint8_t {
64typedef enum : uint16_t {
72typedef enum : uint8_t {
81typedef enum : uint8_t {
87typedef enum : uint16_t {
93typedef enum : uint8_t {
162 volatile uint32_t
MR;
Annotation-attribute framework macros for ra8-firmware.
#define RA8_HW_REGISTER_ACCESS
Mark an MMIO accessor function (returns volatile register pointer).
@ k_ra8_dtcst_dtcst_msk
DTCST.DTCST mask.
@ k_ra8_dtcst_dtcst_pos
DTCST.DTCST bit position.
@ k_ra8_dtc_vector_align
TI alignment within table (HUM 18.3.1).
@ k_ra8_dtc_xfer_info_size
Per-source TI block (HUM 18.2 p 793-797).
static volatile r_dtc_regs_t * ra8_dtc(void)
Get pointer to the DTC controller register block.
@ k_ra8_dtcsts_vecn_msk
Active-vector number field.
@ k_ra8_dtcsts_act_msk
Active flag (bit 15).
@ k_ra8_dtc_base_addr
DTC0 register block base.
@ k_ra8_dtcadmod_short_msk
SHORT mode bit.
@ k_ra8_dtc_vector_table_align
DTCVBR write granularity (HUM 18.2.2).
@ k_ra8_dtccr_rrs_enable
DTCCR with RRS=1 (FSP value).
@ k_ra8_dtccr_rrs_disable
DTCCR with RRS=0 (FSP value).
@ k_ra8_dtccr_rrs_msk
DTCCR.RRS mask.
@ k_ra8_dtccr_rrs_pos
DTCCR.RRS bit position.
@ k_ra8_dtccr_reserved3
Bit 3: read-as-1 / write-as-1.
DTC controller register block at 0x4000AC00.
volatile uint16_t DTCSQE
+0x2C Sequence Transfer Enable (HUM 18.2.11).
volatile uint8_t _r2
+0x09 reserved.
volatile uint32_t _r7
+0x1C reserved.
volatile uint16_t _r10
+0x2E reserved.
volatile uint16_t _r3
+0x0A reserved.
volatile uint8_t _r5
+0x11 reserved.
volatile uint8_t DTCST
+0x0C Module Start Register (HUM 18.2.3).
volatile uint16_t _r1
+0x02 reserved.
volatile uint32_t DTCVBR_SEC
+0x14 Secure Vector Base (HUM 18.2.6).
volatile uint16_t _r9
+0x2A reserved.
volatile uint8_t DTCCR
+0x00 Control Register (HUM 18.2.1).
volatile uint32_t DTCVBR
+0x04 Vector Base Register (HUM 18.2.2).
volatile uint32_t DTCDISP
+0x18 Address Displacement (HUM 18.2.7).
volatile uint32_t DTEVR
+0x20 DTC Error Vector Register (HUM 18.2.8).
volatile uint8_t _r0
+0x01 reserved.
volatile uint8_t DTCOR
+0x28 Operation Register (HUM 18.2.10).
volatile uint8_t DTCCR_SEC
+0x10 Secure Control Register (HUM 18.2.5).
volatile uint16_t _r6
+0x12 reserved.
volatile uint8_t _r4
+0x0D reserved.
volatile uint16_t DTCSTS
+0x0E Status Register (HUM 18.2.4).
volatile uint32_t DTCIBR
+0x24 Index Table Base Register (HUM 18.2.9).
volatile uint8_t DTCADMOD
+0x08 Address Mode Register (HUM 18.2.12).
volatile uint8_t _r8
+0x29 reserved.
One 16-byte Transfer Information (TI) block referenced by the DTC vector table.
volatile uint32_t SAR
Source address register.
volatile uint16_t CRB
Block-count register (block mode only).
volatile uint16_t CRA
Transfer-count register (CRAH/CRAL).
volatile uint32_t MR
Mode word: [31:24] MRA, [23:16] MRB, [15:8] MRC.
volatile uint32_t DAR
Destination address register.