|
ra8-firmware 0.1.0
Bare-metal firmware for the Renesas RA8 family (RA8D2 / RA8P1)
|
CANFD Transmitter Delay Compensation (TDC) configuration. More...
#include <stdint.h>#include "ra8_canfd.h"#include "ra8_canfd_regs.h"#include "ra8_check.h"#include "ra8_err.h"#include "ra8_hal_internal.h"#include "ra8_log.h"Go to the source code of this file.
Functions | |
| ra8_err_t | ra8_canfd_set_tdc (uint8_t channel, const ra8_canfd_tdc_cfg_t *cfg) |
| Implementation of ra8_canfd_set_tdc() – RMW CFDCnFDCFG in CH_RESET. | |
Variables | |
| static const char * | s_tag = "CANFD" |
CANFD Transmitter Delay Compensation (TDC) configuration.
Single public entry-point: ra8_canfd_set_tdc – enables, configures, or disables the Transmitter Delay Compensation block in CFDCnFDCFG for one CANFD channel. The write is bracketed by CH_RESET / CH_OPERATION mode transitions using the shared helper priv_ra8_canfd_internal_set_channel_mode (promoted to TU-external linkage in ra8_hal_internal.h) – the same strategy used by ra8_canfd_set_bitrate in ra8_canfd_timing.c.
Every register access carries a HUM Ch 41 "CAN with Flexible Data-rate (CANFD)" citation (pages 2702..2867, chapter map row 41).
Definition in file ra8_canfd_tdc.c.
|
nodiscard |
Implementation of ra8_canfd_set_tdc() – RMW CFDCnFDCFG in CH_RESET.
Configure Transmitter Delay Compensation on a CANFD channel.
Definition at line 37 of file ra8_canfd_tdc.c.
References r_canfd_t::CFDC2, ra8_canfd_tdc_cfg_t::enable, r_canfd_cfdc2_t::FDCFG, k_ra8_canfd_tdc_offset_max, k_ra8_chmdc_operation, k_ra8_chmdc_reset, k_ra8_err_invalid_arg, k_ra8_fdcfg_mask_tdco, k_ra8_fdcfg_mask_tdcoc, k_ra8_fdcfg_mask_tde, k_ra8_fdcfg_shift_tdco, k_ra8_ok, ra8_canfd_tdc_cfg_t::manual, ra8_canfd_tdc_cfg_t::offset, priv_ra8_canfd_internal_set_channel_mode(), ra8_canfd(), RA8_CHECK_NULL_PTR, ra8_log_info, and s_tag.
|
static |
Definition at line 34 of file ra8_canfd_tdc.c.