ra8_iwdt_regs.h

Go to the documentation of this file.

 
#pragma once
 
#ifdef __cplusplus
extern "C" {
#endif
 
#include <stdint.h>
 
#include "ra8_attributes.h"

typedef enum : uintptr_t {
  k_ra8_iwdt_base_addr = 0x40202200UL, 
} ra8_iwdt_addr_t;

typedef enum : uint8_t {
  k_ra8_iwdt_refresh_a = 0x00U, 
  k_ra8_iwdt_refresh_b = 0xFFU, 
} ra8_iwdt_refresh_t;

typedef enum : uint16_t {
  k_ra8_iwdt_mask_tops  = 0x0003U, 
  k_ra8_iwdt_mask_cks   = 0x000FU, 
  k_ra8_iwdt_mask_rpes  = 0x0003U, 
  k_ra8_iwdt_mask_rpss  = 0x0003U, 
  k_ra8_iwdt_shift_tops = 0U,      
  k_ra8_iwdt_shift_cks  = 4U,      
  k_ra8_iwdt_shift_rpes = 8U,      
  k_ra8_iwdt_shift_rpss = 12U,     
} ra8_iwdt_iwdtcr_layout_t;

typedef enum : uint16_t {
  k_ra8_iwdt_sr_cnt_mask     = 0x3FFFU, 
  k_ra8_iwdt_sr_undff        = 0x4000U, 
  k_ra8_iwdt_sr_refef        = 0x8000U, 
  k_ra8_iwdt_sr_status_shift = 14U,     
} ra8_iwdt_iwdtsr_layout_t;

typedef enum : uint8_t {
  k_ra8_iwdt_rcr_rstirqs = 0x80U, 
} ra8_iwdt_iwdtrcr_layout_t;

typedef enum : uint8_t {
  k_ra8_iwdt_cstpr_slcstp = 0x80U, 
} ra8_iwdt_iwdtcstpr_layout_t;

typedef enum : uint32_t {
  k_ra8_iwdt_ofs0_shift_strt = 1U,           
  k_ra8_iwdt_ofs0_shift_tops = 2U,           
  k_ra8_iwdt_ofs0_shift_cks  = 4U,           
  k_ra8_iwdt_ofs0_mask_strt  = 0x00000002UL, 
  k_ra8_iwdt_ofs0_mask_tops  = 0x00000003UL, 
  k_ra8_iwdt_ofs0_mask_cks   = 0x0000000FUL, 
  k_ra8_iwdt_ofs0_mask_nmi   = 0x00001000UL, 
} ra8_iwdt_ofs0_layout_t;

typedef struct {
  /* HUM Ch 28.2 "Register Descriptions" p 1273 */ /* + FSP R_IWDT_Type                    */
  volatile uint8_t  IWDTRR;                        
  volatile uint8_t  _r0;                           
  volatile uint16_t IWDTCR;                        
  volatile uint16_t IWDTSR;                        
  volatile uint8_t  IWDTRCR;                       
  volatile uint8_t  _r1;                           
  volatile uint8_t  IWDTCSTPR;                     
  volatile uint8_t  _r2;                           
  volatile uint16_t _r3;                           
} r_iwdt_regs_t;

RA8_HW_REGISTER_ACCESS
static inline volatile r_iwdt_regs_t* ra8_iwdt(void)
{
  /* HUM Ch 28.1 "Overview" p 1271 */
  return (volatile r_iwdt_regs_t*)k_ra8_iwdt_base_addr;
}

static inline void ra8_iwdt_refresh(void)
{
  /* HUM Ch 28.2.1 "IWDTRR : IWDT Refresh Register", p 1273
   * + FSP r_iwdt_refresh (writes IWDT_PRV_REFRESH_STEP_1 then _2). */
  volatile r_iwdt_regs_t* w = ra8_iwdt();
  w->IWDTRR                 = k_ra8_iwdt_refresh_a;
  w->IWDTRR                 = k_ra8_iwdt_refresh_b;
}
 
#ifdef __cplusplus
}
#endif