ra8_cnecc_regs.h

Go to the documentation of this file.

 
#pragma once
 
#ifdef __cplusplus
extern "C" {
#endif
 
#include <stdint.h>
 
#include "ra8_attributes.h"

typedef enum : uintptr_t {
  k_ra8_cnecc0_base_addr = 0x4036F200UL, 
  k_ra8_cnecc1_base_addr = 0x4036F300UL, 
} ra8_cnecc_addr_t;

typedef enum : uint16_t {
  k_ra8_cnecc_instance_count = 2U,     
  k_ra8_cnecc_stride         = 0x100U, 
  k_ra8_cnecc_ead_max        = 0x3FFU, 
} ra8_cnecc_limits_t;

typedef enum : uint8_t {
  k_ra8_cnecc_bit_ecemf   = 0U,  
  k_ra8_cnecc_bit_ecer1f  = 1U,  
  k_ra8_cnecc_bit_ecer2f  = 2U,  
  k_ra8_cnecc_bit_ec1edic = 3U,  
  k_ra8_cnecc_bit_ec2edic = 4U,  
  k_ra8_cnecc_bit_ec1ecp  = 5U,  
  k_ra8_cnecc_bit_ecervf  = 6U,  
  k_ra8_cnecc_bit_ecer1c  = 9U,  
  k_ra8_cnecc_bit_ecer2c  = 10U, 
  k_ra8_cnecc_bit_ecovff  = 11U, 
  k_ra8_cnecc_bit_emca0   = 14U, 
  k_ra8_cnecc_bit_emca1   = 15U, 
  k_ra8_cnecc_bit_ecsedf0 = 16U, 
  k_ra8_cnecc_bit_ecdedf0 = 17U, 
} ra8_cnecc_ctl_bit_t;

typedef enum : uint32_t {
  k_ra8_cnecc_mask_ecemf       = 0x00000001UL, 
  k_ra8_cnecc_mask_ecer1f      = 0x00000002UL, 
  k_ra8_cnecc_mask_ecer2f      = 0x00000004UL, 
  k_ra8_cnecc_mask_ec1edic     = 0x00000008UL, 
  k_ra8_cnecc_mask_ec2edic     = 0x00000010UL, 
  k_ra8_cnecc_mask_ec1ecp      = 0x00000020UL, 
  k_ra8_cnecc_mask_ecervf      = 0x00000040UL, 
  k_ra8_cnecc_mask_ecer1c      = 0x00000200UL, 
  k_ra8_cnecc_mask_ecer2c      = 0x00000400UL, 
  k_ra8_cnecc_mask_ecovff      = 0x00000800UL, 
  k_ra8_cnecc_mask_emca        = 0x0000C000UL, 
  k_ra8_cnecc_mask_emca_unlock = 0x00004000UL, 
  k_ra8_cnecc_mask_ecsedf0     = 0x00010000UL, 
  k_ra8_cnecc_mask_ecdedf0     = 0x00020000UL, 
  k_ra8_cnecc_mask_clear_all   = 0x00000600UL, 
  k_ra8_cnecc_mask_status_all  = 0x00030806UL, 
  k_ra8_cnecc_mask_irq_all     = 0x00000018UL, 
  k_ra8_cnecc_mask_ctl_writable =
    0x0000C67FUL, 
} ra8_cnecc_ctl_mask_t;

typedef enum : uint8_t {
  k_ra8_cnecc_bit_ecdcs  = 1U,  
  k_ra8_cnecc_bit_ectmce = 7U,  
  k_ra8_cnecc_bit_etma0  = 14U, 
  k_ra8_cnecc_bit_etma1  = 15U, 
} ra8_cnecc_tmc_bit_t;

typedef enum : uint16_t {
  k_ra8_cnecc_mask_ecdcs        = 0x0002U, 
  k_ra8_cnecc_mask_ectmce       = 0x0080U, 
  k_ra8_cnecc_mask_etma         = 0xC000U, 
  k_ra8_cnecc_mask_etma_unlock  = 0x8000U, 
  k_ra8_cnecc_mask_test_disable = 0x8000U, 
  k_ra8_cnecc_mask_test_enable  = 0x8080U, 
  k_ra8_cnecc_mask_test_subst   = 0x8082U, 
} ra8_cnecc_tmc_mask_t;

typedef enum : uint32_t {
  k_ra8_cnecc_mask_ecead        = 0x000003FFUL, 
  k_ra8_cnecc_mask_ead_reserved = 0xFFFFFC00UL, 
} ra8_cnecc_ead_mask_t;

typedef struct {
  volatile uint32_t EC710CTL;  
  volatile uint16_t EC710TMC;  
  volatile uint16_t _r0;       
  volatile uint32_t _r1;       
  volatile uint32_t EC710TED;  
  volatile uint32_t EC710EAD0; 
} r_cnecc_regs_t;

RA8_HW_REGISTER_ACCESS
static inline volatile r_cnecc_regs_t* ra8_cnecc(uint8_t instance)
{
  if ((uint16_t)instance >= k_ra8_cnecc_instance_count) {
    return nullptr;
  }
  const uintptr_t base =
    k_ra8_cnecc0_base_addr + ((uintptr_t)instance * (uintptr_t)k_ra8_cnecc_stride);
  return (volatile r_cnecc_regs_t*)base;
}
 
#ifdef __cplusplus
}
#endif